# A CAD Methodology for Optimizing Transistor Current and Sizing in Analog CMOS Design

Kelvin YukEEC214Current

# **Contents**

- I. Transistor-level Design and Optimization Methodology
- II. Tradeoffs in Analog CMOS Circuit Performance with respect to inversion
	- MOS Operating Plane
	- $\blacksquare$ Sizing and parameter relationships
	- $\Box$ MOS DC bias and small signal parameters
	- $\blacksquare$ Gain and Bandwidth
	- $\blacksquare$ DC Mismatch and Gate-Referred Flicker Noise
- III. CAD Tool Implementation and Example
- IV. Conclusions

### Transistor-level design methodology

- Design methodology
	- –Select a circuit topology
	- Select desired performance specifications
	- – Computerized optimization to select MOS currents and sizings to meet specs
	- –- Can also simulate topology over a range of currents and sizings and explore tradeoffs
- Transistor-level design methodology
	- – Allows designer to pre-select near-optimal drain currents and sizings for any circuit
	- Considers transconductance  $g<sub>m</sub>$  $_{\sf m}$  and output conductance  $g_{ds}$
	- –Permits design in weak, moderate, or strong inversion

## MOS Inversion Coefficient

- Traditionally, degrees of design freedom are drain current  $I_D$ , channel width W and channel length L.
- •Here, degrees of freedom are drain current  $I_D$ , channel length L and inversion level IC, which is a normalized measure of I<sub>D</sub>  $_{\mathsf{D}}$  describing level of channel inversion.

$$
IC = \frac{I_D}{2n\mu C_{OX}(W/L)U_T^2}
$$
  
n = (COX + VDEP)/COX,  

$$
U_T = kT/q
$$

• Weak inversion:  $IC < 0.1$  (V $_{\rm GS} - V$ T $_{\mathsf{T}}$  ~= -72mV) Moderate inversion center:  $IC = 1.0$  (V<sub>GS</sub> – V<sub>2</sub> T<sub>T</sub> ~= 40mV)<br>. . Strong inversion:  $IC > 10$  (V<sub>GS</sub> – V<sub>2</sub> T $_{\sf T}$  ~= 220mV)

#### Performance Tradeoffs – MOS Operating Plane

$$
IC_0 = \frac{I_D}{2n_0\mu_0C_{OX}(W/L)U_T^2} = \frac{I_D}{I_0(W/L)}
$$

- • Best C and intrinsic-gain bandwidth f $_{\mathsf{T}}$  $_{\mathsf{T}}$  at high IC, small L.
- • Opposite for intrinsic gain, dc match, flicker noise.
- $\rm V_{DSAT}$ ,  $\rm g_{m}$ , white noise optimal at low IC.
- • $g_{\mathsf{m}}$  IC<sub>m</sub> linearity best at high<br>
- • Fix n0 at moderate inversion, mu0 at low field value.
- •I0 is technology current



## MOS Sizing Relationships

- •If IC is increased  $(I_D)$  $_{\text{D}}$  and L fixed), (W/L) ratio, W, gate area (and  $C_{\Omega X}$ ), decrease inversely with increasing IC.
- •If L is increased  $(I_D)$ <sub>D</sub> and IC fixed), W increases<br>asintain (W/L) ratio Sines W directly with L to maintain (W/L) ratio. Since W increases, gate area (and  $C_{\Omega X}$ ) increases as square of increasing L.
- •If  $I_D$  $\sigma_{\rm D}$  increased (IC and L fixed), (W/L) ratio, W,  $\sigma_{\rm D}$  and  $\sigma_{\rm D}$  increase directly with and gate area (and  $C_{\Omega X}$ ) increase directly with increasing I<sub>D</sub>.

MOS DC Bias Voltage and Small-Signal Parameter **Relationships** 

- • Weak/moderate inversion best for maximizing  $\boldsymbol{\mathsf{g}}_\mathsf{m}$  minimizing white noisem and<br>bite pe
- • Long channel length L results in higher  $V_A$  and subsequently lower output conductance  $g_{ds}$  $\rightarrow$  higher r<sub>ds</sub>



### Gain and Bandwidth

- $\bullet$  Intrinsic gain is highest at weak inversion with long channel length L
- $\bullet$  Intrinsic gain is lowest at strong inversion with short channel length L



TABLE III MOS GAIN AND BANDWIDTH RELATIONSHIPS



### Gain and Bandwidth cont'd

- Best BW at high IC0, short L
- Velocity saturation at high IC0, short L, causing BW to limit



 $C'_{gbi} = \frac{C_{gbi}}{WLC_{ox}} = \left[\frac{3}{3}, \frac{2}{3}, \frac{1}{3}\right]_{n=1}^{n},$ 

Instrinsic Bandwidth<sup>1</sup>:  $f_n = \frac{g_m}{2\pi (C_{eq} + C_{obs})}$ 

$$
= \frac{IC_0}{\frac{\sqrt{0.25 + IC} + 0.5}{2\pi (C_{gsi} + C_{gbi})L^2 C_{OX}}}
$$
  

$$
C_{gsi} = \frac{C_{gsi}}{WLC_{OX}} = \frac{0}{3}, \frac{1}{3}, \frac{2}{3}, \text{ for } W.I., M.I., S.I.
$$

$$
\textit{for W.I.}, M.I., S.I
$$

### DC Mismatch and Gate-Referred Flicker Noise

- Since mismatch dependant on I<sub>D</sub>. Normalization of ID offset required for different ID
- • $\mathsf{I}_{\mathsf{D}}$ <sub>D</sub> current mismatch optimized at long L, low IC.
- • In strong inversion, ID mismatch almost independent of IC



#### DC Mismatch and Flicker Noise

- $\overline{\phantom{a}}$   $\overline{\phantom{a}}$ I<sub>D</sub> mismatch due to<br>threshold voltage mismatch
- DC mismatch and input-referred flicker noise voltage are minimized by maximizing gate area.
- Operating in weak IC and long L is also where max MOS gain is obtained

TABLE IV MOS DC MISMATCH AND GATE-REFERRED FLICKER NOISE RELATIONSHIPS

Parameter		ΙС↑ $L, I_D$ fixed	LΥ $\mathit{IC}, I_D$ fixed	$I_D$ $\uparrow$ IC, L fixed
Threshold Voltage Mismatch:				
$\Delta VTO = \frac{AVTO}{\sqrt{WT}} = \frac{\sqrt{IC_0}}{L} \sqrt{\frac{I_0}{I_0}} AVTO$			$(1) \left  \begin{array}{cc} \uparrow \propto \sqrt{IC_0} \\ (WL \propto \frac{1}{IC_0}) \\ \end{array} \right  \left. \begin{array}{cc} \downarrow \propto \frac{1}{L} \\ (WL \propto L^2) \\ \end{array} \right  \left. \begin{array}{cc} \downarrow \propto \frac{1}{\sqrt{I_D}} \\ (WL \propto I_D) \\ \end{array} \right.$	
Transconductance Factor Mismatch: (generally negligible for $IC < 100$ )				
$\Delta KP = \frac{AKP}{\sqrt{WL}} = \frac{\sqrt{IC_0}}{L} \sqrt{\frac{I_0}{I_D}} AKP$	(2)			
Body-Effect Factor Mismatch: (present only for nonzero $V_{BS}$ )				
$\Delta \gamma = \frac{AGAMMA}{\sqrt{WT}} = \frac{\sqrt{IC_0}}{I} \sqrt{\frac{I_0}{I_0}} AGAMMA$	(3)			
Gate-Referred Flicker Noise Voltage:				
$S_{V\_{flicker}}^{1/2}(f) = \sqrt{\frac{K_F}{C_{OX}^2 W L f^{AF}}} = \frac{1}{\sqrt{WL}} \sqrt{\frac{K_F}{C_{OX}^2 f^{AF}}}$ $=\frac{\sqrt{IC_0}}{I}\sqrt{\frac{I_0}{I}}\bullet\sqrt{\frac{K_F}{C^2+\epsilon^{AF}}}$	(4)			

# CAD Design Tool

- $\bullet$  MOS circuit performance evaluated by
	- a) Linkage to commercial SPICE-like simulator that can run EKV and BSIM3 models
	- b) Linkage to custom MOS model equations which may modify existing MOS model
	- c) Linkage to arrays of measured MOS data
- $\bullet$  User interface allows designer to select design parameters as well as desired performance specs and dynamically display tradeoffs using colored bar graphs.



# CAD Tool Example



- NMOS xtr at ID = 100uA, 0.5um CMOS process
- $\bullet$  Intrinsic voltage gain Avi > 40 V/V Intrinsic bandwidth fTi > 800MHzDC current mismatch < 1% (1 sigma) (current mirror) DC voltage mismatch < 1.5 mV(1 sigma) (diff. pair)
- Short L, BW met, Avi, mismatch not met.
- •Long L, Avi, mismatch met, BW not met.

### **Conclusions**

- Transistor level design methodology can produce optimal drain  $\bullet$ current and sizing for use in any analog circuit topology using ID, IC and L to find W
- Exploring the performance of a transistor operating at different inversion levels can benefit circuit performance and expand design options
- Every MOS xtr operates in the MOS operating plane from which tradeoffs between a variety of performance criteria can be explored
- CAD tools can be designed to implement advanced behavior of MOS transistors and optimize them based on the relationships established with inversion level as a design parameter
- Device optimizations can be done before circuit simulations to reduce trial and error simulations while considering high order effects

Reference:

A CAD Methodology for Optimizing Transistor Current and Sizing in Analog CMOS Design, D.M. Binkley, C.E. Hopper, S.D. Tucker, B.C. Moss, J.M. Rochelle, D.P. Foty

 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.22, No. 2, February 2003