TECH Review of “A CAD Methodology for Optimizing Transistor Current and Sizing in Analog CMOS Design” [Presentation] Kelvin Yuk Posted on Mar 11, 2003Dec 5, 2015 00By Kelvin Yuk Presented: Mar 11, 2003 Download (PDF, Unknown) Kelvin Yuk Kelvin Yuk obtained his PhD in Electrical Engineering in 2012. http://www.echoicrf.com Like Dislike